Login / Signup

High-voltage transistor scaling circuit techniques for high-density negative-gate channel-erasing NOR flash memories.

Toru TanzawaYoshinori TakanoKentaro WatanabeShigeru Atsumi
Published in: IEEE J. Solid State Circuits (2002)
Keyphrases