Login / Signup

Optimized synthesis techniques for testable sequential circuits.

Bernhard EschermannHans-Joachim Wunderlich
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1992)
Keyphrases