Login / Signup
Automatic generation of identical routing pairs for FPGA implemented DPL logic.
Wei He
Andrés Otero
Eduardo de la Torre
Teresa Riesgo
Published in:
ReConFig (2012)
Keyphrases
</>
real time
automatically generate
routing algorithm
hardware implementation
multi valued
fpga device
pairwise
modal logic
knowledge base
logic programming
ad hoc networks
mobile ad hoc networks
network topologies
real time image processing