Si-Substrate Modeling toward Substrate-Aware Interconnect Resistance and Inductance Extraction in SoC Design.
Toshiki KanamotoTatsuhiko IkedaAkira TsuchiyaHidetoshi OnoderaMasanori HashimotoPublished in: IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (2006)