Login / Signup

Output Resistance Scaling Model for Deep-Submicron Cmos Buffers for Timing Performance Optimisation.

Gregorio CappuccinoAndrea PuglieseGiuseppe Cocorullo
Published in: PATMOS (2005)
Keyphrases
  • computational model
  • control system
  • theoretical framework
  • mathematical model
  • statistical model
  • real time
  • neural network
  • image segmentation
  • prior knowledge
  • probabilistic model
  • neural network model