A Highly Testable 1-out-of-3 CMOS Checker.

Cecilia Metra Michele Favalli Piero Olivo Bruno Riccò

Published in: DFT (1993)

Keyphrases

low cost
high speed
circuit design
power consumption
data sets
databases
e learning
low power
delay insensitive
analog vlsi