Login / Signup

Adapting instruction level parallelism for optimizing leakage in VLIW architectures.

Hyun Suk KimNarayanan VijaykrishnanMahmut T. KandemirMary Jane Irwin
Published in: LCTES (2003)
Keyphrases
  • level parallelism
  • multi core processors
  • instruction set
  • parallel processing
  • parallel programming
  • artificial intelligence
  • computing resources
  • memory bandwidth
  • information systems