Login / Signup

VLSI Implementation of a 4 x 4-bit Multiplier in a Two Phase Drive Adiabatic Dynamic CMOS Logic.

Yasuhiro TakahashiToshikazu SekineMichio Yokoyama
Published in: IEICE Trans. Electron. (2007)
Keyphrases
  • vlsi implementation
  • random access memory
  • vlsi architecture
  • low cost
  • real time
  • image data
  • high speed
  • delay insensitive
  • pattern recognition
  • image enhancement
  • data compression
  • floating point
  • fir filters