Simultaneous floor plan and buffer-block optimization.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2004)