Analyzing and improving delay defect tolerance in pipelined combinational circuits.

David Wessels Jon C. Muzio

Published in: DFT (1995)

Keyphrases

logic circuits
power dissipation
asynchronous circuits
high speed
database
data flow
critical path
tunnel diode
real time
neural network
image processing
digital circuits
power reduction
delay insensitive