Sign in
A 13-bit 312.5-MS/s Pipelined SAR ADC With Open-Loop Integrator-Based Residue Amplifier and Gain-Stabilized Integration Time Generation.
Meng Ni
Xiao Wang
Fule Li
Zhihua Wang
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2021)
Keyphrases
</>
open loop
closed loop
feedback control
control system
synthetic aperture radar
sar images
control law
inverted pendulum
control scheme
stability analysis
analog to digital converter
neural network
regression model
soft computing