Test-Volume Reduction in Systems-on-a-Chip Using Heterogeneous and Multilevel Compression Techniques.
Loganathan LingappanSrivaths RaviAnand RaghunathanNiraj K. JhaSrimat T. ChakradharPublished in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2006)