Login / Signup

Delay budgeting in sequential circuit with application on FPGA placement.

Chao-Yang YehMalgorzata Marek-Sadowska
Published in: DAC (2003)
Keyphrases
  • high speed
  • neural network
  • single chip
  • digital circuits
  • evolutionary algorithm