A fully-parallel step-by-step BCH decoder over composite field for NOR flash memories.

Yi-Hsun Chen Chi-Heng Yang Hsie-Chia Chang

Published in: VLSI-DAT (2012)

Keyphrases

reed solomon
low complexity
parallel processing
associative memory
parallel implementation
massively parallel