Analysis of matrix multiplication on high density Virtex-7 FPGA.

Wilson José Ana Rita Silva Horácio C. Neto Mário P. Véstias

Published in: FPL (2013)

Keyphrases

high density
matrix multiplication
hardware implementation
signal processing
field programmable gate array
databases
image sequences
np hard
low cost