Novel SRAM bias control circuits for a low power L1 data cache.

Azam Seyedi Adrià Armejach Adrián Cristal Osman S. Unsal Mateo Valero

Published in: NORCHIP (2012)

Keyphrases

low power
power consumption
high speed
low cost
data acquisition
computer systems
real time
hardware and software
digital signal processing