Multiple-clone configuration of relocatable partial bitstreams in Xilinx Virtex FPGAs.

Ali Ebrahim Khaled Benkrid Xabier Iturbe Chuan Hong

Published in: AHS (2013)

Keyphrases

field programmable gate array
hardware implementation
pattern recognition
data processing
bit rate
parallel algorithm
multiple types
xilinx virtex