Login / Signup

A 2.5Gb/s oversampling clock and data recovery circuit with frequency calibration technique.

Kai Pong WuChing-Yuan YangJung-Mao Lin
Published in: APCCAS (2008)
Keyphrases