Scheduling-aware interconnect synthesis for FPGA-based Multi-Processor Systems-on-Chip.

Edoardo Fusella Alessandro Cilardo Antonino Mazzeo

Published in: FPL (2015)

Keyphrases

multi processor
high speed
network on chip
evolutionary algorithm
scheduling problem
general purpose
low cost
distributed systems
computer systems
embedded systems
computing systems