Evaluation on power reduction applying gated clock approaches.

Gaetano Palumbo Francesco Pappalardo S. Sannella

Published in: ISCAS (4) (2002)

Keyphrases

power consumption
high speed
power reduction
low power
graphical models
computer simulation
fine grained
low complexity