A 6T-SRAM With a Post-Process Electron Injection Scheme That Pinpoints and Simultaneously Repairs Disturb Fails for 57% Less Read Delay and 31% Less Read Energy.
Kousuke MiyajiToshikazu SuzukiShinji MiyanoKen TakeuchiPublished in: IEEE J. Solid State Circuits (2013)