A SAT-Based Methodology for Effective Clock Gating for Power Minimization.

Khushbu Chandrakar Suchismita Roy

Published in: J. Circuits Syst. Comput. (2019)

Keyphrases

power consumption
power reduction
image processing
logic programming
domain independent
answer set programming