Login / Signup
A memory mapping approach for parallel interleaver design with multiples read and write accesses.
Cyrille Chavet
Philippe Coussy
Published in:
ISCAS (2010)
Keyphrases
</>
design process
case study
read write
database
website
neural network
low complexity
associative memory
design space
memory footprint
distributed shared memory