Randomizing Packet Memory Networks for Low-Latency Processor-Memory Communication.

Daichi Fujiki Hiroki Matsutani Michihiro Koibuchi Hideharu Amano

Published in: PDP (2016)

Keyphrases

low latency
high bandwidth
high speed
computer networks
highly efficient
monitoring system
parallel architectures