Login / Signup
Verification of asynchronous interface circuits with bounded wire delays.
Srinivas Devadas
Kurt Keutzer
Sharad Malik
Albert R. Wang
Published in:
J. VLSI Signal Process. (1994)
Keyphrases
</>
asynchronous circuits
delay insensitive
high level synthesis
model checking
shift register
user interface
high speed
user friendly
visual interface
databases
friendly interface
face verification
signature verification
verification method
formal verification
real time
face recognition
data sets