Login / Signup
A 0.2 - 8 MS/s 10b flexible SAR ADC achieving 0.35 - 2.5 fJ/conv-step and using self-quenched dynamic bias comparator.
Harijot Singh Bindra
Anne-Johan Annema
Simon M. Louwsma
Bram Nauta
Published in:
VLSI Circuits (2019)
Keyphrases
</>
post processing
image reconstruction
real time
databases
artificial intelligence
image sequences
dynamic environments
lightweight
parameter estimation
machine learning
probabilistic model
synthetic aperture radar