Login / Signup

digPLL-Lite: A Low-Complexity, Low-Jitter Fractional-N Digital PLL Architecture.

Roberto NonisWerner GrollitschThomas SantaDmytro CherniakNicola Da Dalt
Published in: IEEE J. Solid State Circuits (2013)
Keyphrases