Login / Signup

Speed-area optimized VLSI architecture of multi-bit cellular automaton cell based random number generator on FPGA with testable logic support.

Ayan PalchaudhuriAnindya Sundar Dhar
Published in: J. Parallel Distributed Comput. (2021)
Keyphrases