Login / Signup
PLL-less clock multiplier with self-adjusting phase symmetry.
Volnei A. Pedroni
Ricardo U. Pedroni
Published in:
ISCAS (2006)
Keyphrases
</>
symmetry detection
power consumption
high speed
floating point
database
machine learning
artificial intelligence
hardware implementation
real world
denoising
signal processing
training phase
type ii
medial axes
duty cycle