Processor array design with FPGA area constraint.

Joseph A. Fernando Jack S. N. Jean

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1999)

Keyphrases

hardware design
image processing
low cost
hardware architecture
processor array
data processing
gray scale
parallel algorithm
single chip