Sign in
Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction.
Yu Hu
Yan Lin
Lei He
Tim Tuan
Published in:
DAC (2006)
Keyphrases
</>
power reduction
power consumption
low power
power saving
energy efficiency
multithreading
high speed
response time
low cost
graphical models