Login / Signup

Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction.

Yu HuYan LinLei HeTim Tuan
Published in: DAC (2006)
Keyphrases
  • power reduction
  • power consumption
  • low power
  • power saving
  • energy efficiency
  • multithreading
  • high speed
  • response time
  • low cost
  • graphical models