A 4.5-GHz 130-nm 32-KB L0 cache with a leakage-tolerant self reverse-bias bitline scheme.

Published in: IEEE J. Solid State Circuits (2003)

Keyphrases