Login / Signup

A high resolution FPGA-based merged delay line TDC with nonlinearity calibration.

Yuan-Ho Chen
Published in: ISCAS (2013)
Keyphrases