Login / Signup
Power Signature Watermarking of IP Cores for FPGAs.
Daniel Ziener
Jürgen Teich
Published in:
J. Signal Process. Syst. (2008)
Keyphrases
</>
digital images
power consumption
signature verification
watermarking algorithm
parallel architectures
field programmable gate array
robust image watermarking
hardware implementation
watermarking scheme