Login / Signup

An Energy Efficient Multi-Gbit/s NoC Transceiver Architecture With Combined AC/DC Drivers and Stoppable Clocking in 65 nm and 28 nm CMOS.

Sebastian HöppnerDennis WalterThomas HockerStephan HenkerStefan HänzscheDaniel SausnerGeorg EllguthJens-Uwe SchluesslerHolger EisenreichRené Schüffny
Published in: IEEE J. Solid State Circuits (2015)
Keyphrases