Login / Signup

A common FPGA based synchronizer architecture for Hiperlan/2 and IEEE 802.11a WLAN systems.

Ma José CanetFelip VicedoVicenç AlmenarJavier VallsEduardo R. de Lima
Published in: PIMRC (2004)
Keyphrases