Login / Signup

A compact gate-level energy and delay model of dynamic CMOS gates.

José Luis RossellóCarol de BenitoJaume Segura
Published in: IEEE Trans. Circuits Syst. II Express Briefs (2005)
Keyphrases