Login / Signup

A Sort-Less FPGA-Based Non-Maximum Suppression Accelerator using Multi-Thread Computing and Binary Max Engine for Object Detection.

Chaoming FangHabib DerbyshireWenyu SunJinshan YueHaobing ShiYongpan Liu
Published in: A-SSCC (2021)
Keyphrases