Towards bounded error recovery time in FPGA-based TMR circuits using dynamic partial reconfiguration.

Published in: FPL (2013)

Keyphrases