Login / Signup
Layout techniques for on-chip interconnect inductance reduction.
Shang-Wei Tu
Jing-Yang Jou
Yao-Wen Chang
Published in:
ASP-DAC (2004)
Keyphrases
</>
high speed
low cost
power dissipation
high density
physical design
input output
low power
data mining
high bandwidth
vlsi implementation
evolvable hardware
analog vlsi