Login / Signup

A novel power-gating scheme utilizing data retentiveness on caches.

Kyundong KimSeidai TakedaShinobu MiwaHiroshi Nakamura
Published in: ACM Great Lakes Symposium on VLSI (2012)
Keyphrases