Login / Signup

A Sampling Clock Skew Correction Technique for Time-Interleaved SAR ADCs.

Daniel PrashanthHae-Seung Lee
Published in: ACM Great Lakes Symposium on VLSI (2016)
Keyphrases