Path Delay Testing: Variable-Clock Versus Rated-Clock.

Subhashis Majumder Michael L. Bushnell Vishwani D. Agrawal

Published in: VLSI Design (1998)

Keyphrases

high speed
power consumption
neural network
search algorithm
real world
machine learning
shortest path
test set