Login / Signup
Exploiting On-chip Heterogeneity of Versal Architecture for GNN Inference Acceleration.
Paul Chen
Pavan Manjunath
Sasindu Wijeratne
Bingyi Zhang
Viktor K. Prasanna
Published in:
CoRR (2023)
Keyphrases
</>
inference engine
high speed
management system
real time
vlsi implementation
knowledge base
low cost
bayesian inference
multithreading
analog vlsi
host computer
data flow
bayesian networks
high density
inference process
circuit design
web services
level parallelism