Login / Signup

An Automatic Method of Mapping I/O Sequences of Chip Execution onto High-level Design for Post-Silicon Debugging.

Yeonbok LeeTakeshi MatsumotoMasahiro Fujita
Published in: IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (2011)
Keyphrases