C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
Vertical Nanowire FET Based Standard Cell Design Employing Verilog-A Compact Model for Higher Performance.
Satish Maheshwaram
Om. Prakash
Mohit Sharma
Anand Bulusu
Sanjeev Manhas
Published in:
VDAT (2017)
Keyphrases
</>
management system
computational model
statistical model
mathematical model
neural network
case study
high level
metamodel
formal model
theoretical framework
conceptual model
conceptual framework
simulation model
neural network model
theoretical analysis
input data
probabilistic model
artificial intelligence