Login / Signup
Physical synthesis for FPGA interconnect power reduction by dual-Vdd budgeting and retiming.
Yu Hu
Yan Lin
Lei He
Tim Tuan
Published in:
ACM Trans. Design Autom. Electr. Syst. (2008)
Keyphrases
</>
power reduction
power dissipation
power consumption
low power
high speed
power saving
digital signal processing
low cost
pattern recognition
design methodology