Area-efficient pipelining for FPGA-targeted high-level synthesis.

Ritchie Zhao Mingxing Tan Steve Dai Zhiru Zhang

Published in: DAC (2015)

Keyphrases

high level synthesis
pattern recognition
low cost
signal processing
high speed
parallel architecture
artificial intelligence
higher order
load balancing
field programmable gate array
real time image processing