Design and Optimization of a Horizontally Partitioned, High-Speed, 3D Tree-Based FPGA.

Vinod Pangracious Zied Marrakchi Habib Mehrez

Published in: IEEE Micro (2015)

Keyphrases

high speed
single chip
low power
real time
hardware design
database
low cost
verilog hdl
data sets
hardware architecture