• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A new floating-point adder FPGA-based implementation using RN-coding of numbers.

Túlio AraujoMatheus B. R. CardosoErivelton G. NepomucenoCarlos H. LlanosJanier Arias-Garcia
Published in: Comput. Electr. Eng. (2021)
Keyphrases